Abstract
Introduction
A powerful optimization technique for sequential circuits is a sequence of retiming and resynthesis operations [11] 
(RnR sequence).
Resynthesis is a combinational transformation that can be applied to blocks of logic between registers. Retiming is a sequential transformation that moves registers across gates to expose new logic blocks, giving resynthesis new opportunities for optimization. The optimization power of the RnR sequence has been discussed in many works [15] . Despite its optimization power, the RnR sequence is not widely used due to the complexity of checking sequential equivalence [7] between the initial and final design. There is a need, therefore, for efficient verification methods that preserve the optimization power of the retiming and resynthesis sequence.
Van Eijk developed an efficient method for checking sequential equivalence based on finding equivalent signals in the two circuits [14] . Jiang et. al. showed that the method is complete for sequences of retiming and resynthesis transformations with at most one resynthesis step [8] . If more than one resynthesis step has been applied and the verification procedure shows that the outputs are not equivalent, no conclusion can be drawn.
Ashar et al. [1] demonstrated that circuits with the Complete-1-Distinguishability (C-1-D) property can be verified with an efficient and complete method. In a C-1-D circuit, each pair of distinct states produces different output values for some input and, therefore, each state is distinguishable from any other in a single cycle. If one of the two circuits satisfies the C-1-D property, sequential equivalence checking can be reduced to combinational equivalence checking. Not all circuits satisfy C-1-D, thus the authors developed a method to enforce this property by modifying the structure of the circuit. However, a side effect of the modifications is that the optimization power of retiming and resynthesis is reduced.
A complete method to check sequential equivalence of two circuits without restrictions on the synthesis part is reachability analysis [5] . Starting with the initial state of the circuits a forward traversal of the state space can be performed to check whether a "bad state", i.e., a state where the two circuits are not equivalent, can be reached. During each iteration, the method uses the next state relation to increase the set of reachable states. In backward reachability analysis, * Supported by NSF under CNS-0613967. the process starts from the set of bad states and checks whether an initial state is reachable using the inverse of the next state relation. The number of iterations required to produce a useful answer is generally large and hard to bound. When the set of reachable states does not converge after some number of iterations, no conclusion can be drawn for the correctness of the transformations.
To improve the efficiency of reachability analysis and reduce the number of iterations without destroying completeness, a number of structural optimizations have been proposed [9, 6] . For example, retiming can be used to reduce the number of registers before the traversal starts. These techniques can be used in conjunction with the ideas proposed in this paper.
The approach described in this paper targets the equivalence checking of a pair of circuits, one of which has been obtained from the other by a sequence of retiming and resynthesis transformations. We extend the C-1-D property to C-k-D, where k ∈ N. A circuit fulfills the C-k-D property if every two non-equivalent states can be distinguished within k clock cycles. The contributions of this paper are the following:
1. We show how to check sequential equivalence for circuits with C-k-D property by unrolling the product circuit a bounded number of times. This verification technique is complete; if it fails then the circuits are not RnR equivalent.
2. We provide an approach to modifying a circuit to be C-k-D.
3. We design a method for applying retiming and resynthesis transformations to the modified circuit, so that the optimization power is not restricted. Moreover, the complexity of retiming and resynthesis is not increased by the modification.
The modification of the circuit to enforce the C-k-D property is similar to target enlargement [2] . However, the method we propose is applicable even when BDD construction cannot be completed. Moreover, it is a structural transformation applied before synthesis, and it improves the verification running-time without affecting the synthesis result.
Problem Formulation
Two formalisms, namely netlists and finite state machines (FSMs), are used for representing circuits. Netlists are structural and consist of an interconnection of gates and registers. Finite state machines are behavioral and specify how the system changes its states and produces outputs responding to inputs.
A netlist is a directed graph, where the nodes correspond to elementary circuit elements, and the edges correspond to wires connecting these elements. The three basic circuit elements are primary inputs, registers, and gates. Primary input nodes have no fanins; registers have a single input. Associated with a gate g on n-inputs w 1 , w 2 ,..., w n is a function from B n to B, where B = {0, 1}. Some nodes are designated as primary outputs.
A Finite State Machine (FSM) is a quintuple (Σ, I, O, λ, δ) where Σ is a finite set of states, I and O are finite sets of inputs and outputs respectively, δ : Σ × I → Σ gives the next-state function, and λ : Σ × I → O the output function.
The output and next-state functions can be extended transitively to the domains Σ × I + → O + and Σ × I + → Σ, respectively, where A + is the set of finite non-empty sequences of elements in set A. We continue to use λ and δ to denote these extended functions.
Two circuits are called compatible if they have the same set of primary inputs and primary outputs. For two compatible circuits C a and C b the product circuit C x = C a ×C b is defined. The netlist of the product circuit is built by joining the corresponding primary inputs and connecting the corresponding outputs to xor-gates forming the outputs of the product circuit. These outputs are all zero if and only if the outputs of the two circuits are equal.
A State Transition Graph (STG) of the circuit can be built for its FSM. The STG has one node for each state and its edges represent the transitions between states in one clock cycle. The longest path between any two nodes of the STG is called the diameter of the circuit.
For any circuit element o, we denote as o (x) the value of the element after x clock cycles. For a predicate φ over circuit elements (e.g., registers, inputs), φ (x) is obtained by replacing each circuit element by its value after x clock cycles.
Retiming and resynthesis are structural operations on netlists. Retiming consists of moving a given number of registers between the inputs and outputs of each combinational node [10] . A retiming can be described mathematically by a lag function, which gives for each combinational node, the number of registers that are moved from fanout to fanin. Resynthesis restructures the netlist within register boundaries without changing its functionality. It leaves the FSM of the design unchanged.
Retiming becomes very powerful when interspersed with resynthesis of the netlist within the changing register boundaries. This is the basis for the retiming and resynthesis (RnR) paradigm proposed in [11] .
A state s of a circuit is dangling, if and only if either it has no predecessor state or all its predecessor states are dangling [7] . Let D represent the set of dangling states. For the rest of this paper we will refer to the Complete RnR Equivalence Checking Problem as RnR checking for simplicity. Obviously, this problem can be solved by model checking. However, we are interested in forcing a bound on the number of iterations to give a solution to the RnR checking problem. This bound should be forced without restricting the optimization power of the retiming and resynthesis sequence.
State Characterization via Output Equivalence
Given two compatible circuits C a and C b , our first step for proving their equivalence is to build the product circuit C x . In this section we show how to explore the structure of C x starting from the outputs to derive a relation between the registers of C a and C b (Section 3.1). Then we define C-k-D and show how it is related to the characteristic predicate of the relation between the registers (Section 3.2). This predicate is used to derive an invariant for C x . By modifying the structure of the circuit, we can enforce C-k-D (Section 3.3).
Output Equivalence
Every output of the product circuit C x has the value 0 in all reachable states if and only if C a and C b are sequentially equivalent. By construction of C x , this is equivalent to corresponding outputs o a and o b being equal in all those states. Outputs o a and o b can be expressed as functions of the registers and inputs that drive them. The function can be extracted by traversing the netlist backwards from the outputs until a register or a primary input is met. Since the inputs cannot be restricted, this is a relation over the registers of the two circuits that must hold for all input values. More precisely, let λ a , λ b be the combinational functions that give the values of o a and o b , and
.., q n }, I a , I b be the set of registers and inputs that are connected to o a and o b by a combinational path, then
where
We define as χ 0 the characteristic predicate over the registers in R a ∪ R b that are connected to the outputs by a path of 0 registers, i.e.,
Predicate χ 0 characterizes states of the product circuit that have an output value of 0 for any input.
The next state function δ is composed of a number of δ i functions, each giving the value of a register in the next state as a function of the registers and the input. Function δ r i of register r i can be extracted from the circuit by traversing the signal that drives r i backwards until a register or an input is met. By replacing the registers of (1) with the functions giving their value in the next state, predicate χ 1 is generated.
Predicate χ 1 defines a relation between the register values of the two circuits that are connected by a path of exactly one register to the outputs o a and o b . The predicate uses the inputs connected to those outputs by a path of 0 or 1 register to determine which states of the product circuit cause o a = o b in the next cycle for any input, i.e.,
As an example, consider the two circuits shown in Figure 1 . For those circuits we have
Therefore, the output of the product circuit is zero in state (s a , s b ). However, (s a , s b ) does not satisfy χ 1 . For input i = 1 the next state of the product circuit violates χ 0 and the output is 1. Similarly, by processing the circuit structure we extract χ k from χ k−1 for any k ∈ N. Moreover, we build the predicates in the same way for all outputs and for each k ≥ 0 we take their conjunction. Therefore, the states that satisfy χ k guarantee that for all xor-ed output pairs (o a , o b ) and for all input values, o a = o b after k cycles. By construction, it holds (2) for all k ≥ 1. By the definition of χ k , for a pair of states satisfying ¬χ k there exists an input sequence of length k, such that a pair of corresponding outputs are different after k cycles.
States of the product circuit satisfying the conjunction
have the same output values for the first k cycles. States of the two circuits that are equivalent must satisfy ψ k for any k, i.e.,
In the worst case the evaluation of ψ k for a state requires I k+1 input values. However, by the method described above only the inputs relevant to producing the output values are processed in each of the k + 1 cycles.
Complete-k-Distinguishability
In this section we define the C-k-D property and show how we can find whether a circuit satisfies it. First, we define a property for states.
Definition 1 A pair of states s 1 and s 2 of circuit C are k-Distinguishable if and only if there exists some input sequence i of length m
≤ k, such that λ(s 1 , i) = λ(s 2 , i).
Definition 2 A circuit C satisfies the C-k-D property, if and only if every pair of non-equivalent states s 1 and s 2 is k-Distinguishable.
If we take the product C x of C with itself, then states s 1 and s 2 are kDistinguishable, if and only if (s 1 , s 2 ) |= ψ k−1 . Therefore, circuit C has the C-k-D property, if and only if
which follows from the definition of C-k-D and (3). Note that when k = 1 our definition of C-1-D property is more general than previous approaches [1] , since we require that distinguishable be non-equivalent states, not necessarily distinct states as required by [1] .
By the definition of C-k-D, if any circuit satisfies the C-k-D property, it also satisfies the C-m-D property for all m ≥ k. Therefore, C-1-D is the most restricted property of this class. More specifically, the circuits satisfying C-1-D are a subset of the circuits satisfying C-k-D for any k ≥ 1.
Lemma 1 For every circuit C there exists k ∈ N such that C has the C-k-D property, where k is bounded from above by the diameter of
C x = C ×C.
Convergence
For verification purposes it is useful to have an invariant of the product circuit that implies correctness. Property ψ k−1 implies output equivalence in the current state by construction. In this section we show that for a circuit C that satisfies C-k-D, ψ k−1 is also an invariant of the product of C with itself (Lemma 2). Moreover, we show how we can transform the product circuit C x = C × C, so that formula (4) holds for C x . Then in Section 4 we show how we can use ψ k−1 to check equivalence between the original and the transformed circuit.
Lemma 2 If C fulfills the C-k-D property, then ψ k−1 is an invariant of C x .
Proof: From (4) we know that (s 1 , s 2 ) |= ψ k−1 if and only if s 1 and s 2 are equivalent. The equivalence of these states implies that for any input i ∈ I their next states are also equivalent, and, therefore, satisfy ψ k−1 (Formula 3).
As we can see from the proof of Lemma 2, it is sufficient that C x satisfies formula (4) for ψ k−1 to be an invariant of C x .
In Figure 2 a Venn diagram of the state space of the product circuit can be seen. The sets of states satisfying ψ k−1 , .., ψ 0 are displayed. It is possible to enforce any circuit to satisfy the C-k-D predicate, e.g., by the method described in [1] . However, this is not the only method. Methods to achieve this goal can be applied not only on C, but also on the product C x = C × C of the circuit with itself. In Section 5 we provide a way to apply retiming and resynthesis without restrictions, which is independent of the method with which the C-k-D property was enforced. As an example, consider the circuit of Figure 3 . We take the product C x of that circuit with itself and denote the registers of the first and second copy as r1 a , ..., r5 a and r1 b , ..., r5 b respectively. For C x we have
In order to enforce ψ 1 as an invariant, we create pseudooutputs and connect to them the registers with a path of 2 registers to an existing output. The set of registers satisfying this requirement is R 2 = {r1, r2}. The new circuit can be seen in Figure 4 . After simplifications, on the new product circuit we have
States s a and s b do not satisfy χ 0 and as a result they cannot satisfy ψ 1 = χ 0 ∧ χ 1 . It can be shown that ψ 1 is an invariant of the modified product circuit and, therefore, the new circuit has the C-2-D property. Next, we formally describe the transformation.
Given a k ∈ N and a circuit C we modify the product C x = C ×C of the circuit with itself, so that formula (4) holds for C x . This has the same effect as enforcing the C-k-D property on C. Assume that C x is the product of the circuit with itself. We build ψ k−1 and check whether it is an invariant. This check can be formulated as
The reason we do not need to check j∈0..k−1 χ j is that we know that it is satisfied by formula (2) and the definition of ψ k−1 . We assume that k is chosen in such a way that the above check is tractable. The above formula cannot be false unless the circuit C is not C-k-D. Then we chose 1 ≤ m ≤ k, so that the number |R m | of registers connected by a path of m registers to an output is minimum (m = 2 in Figures 3, 4) . We create for each register r ∈ R m a pseudo-output with the name o r m and connect the register to the output.
Let us denote as χ 0 , ψ k−1 the predicates of the circuit after the first modification. For each state (s a , s b ) with (s a , s b ) |= χ m we know that there must be at least one register in R m that has a different value in s a than in s b . By connecting those registers to outputs, when we consider χ 0 , we have that (s a , s b ) |= χ 0 . Therefore, if we start again the process of deriving ψ k−1 , this time ψ k−1 implies ψ k+m−1 . If ψ k−1 fails the invariant test, we repeat the same process after identifying another number m . Then the next predicate ψ k−1 tried implies ψ k+m+m −1 . This process continues until ψ k−1 becomes an invariant. During this process the number of input variables for the computation of ψ k−1 remain bounded by k · |I| and the number of state variables are bounded by the number |R| of registers in the product circuit. Since for the number m chosen in each iteration we have m ≥ 1 and the diameter is an upper bound for k, eventually this process terminates. The advantage of this approach is that it is easy to apply as it does not require the BDD construction for ψ n−1 for some n. For example, if for some n ∈ N the BDD construction of ψ n−1 cannot be completed, by applying the transformation we can enforce ψ l−1 as an invariant with l < n. Then ψ l−1 could be easier to compute. The choice of k for the target invariant ψ k−1 should be made in such a way that ψ k−1 can be computed.
The modification we described is applied to the product circuit. However, it does not prevent us from obtaining the transformed circuit by applying a sequence of retiming and resynthesis operations. In Section 5 we show how we can apply these operations without restricting their optimization power or increasing their complexity.
RnR Equivalence Checking Under C-k-D
In this section we show how we can check the equivalence between the original and the transformed circuit when we know that the original circuit fulfills the C-k-D property. The check can be done by unrolling the product circuit a bounded number of times. First, we prove some properties for the non-dangling states of the original C a and the transformed circuit C b . Using these properties we show that ψ k−1 is an invariant of those circuits in the non-dangling state space, if C a satisfies the C-k-D property. Based on this result we prove the completeness of our method, i.e., if the checks fail, C b cannot be obtained from C a using retiming and resynthesis operations. Finally, we show how to check sequential equivalence between C a and C b .
Lemma 3 If the original circuit C a is RnR equivalent to the transformed circuit C b , then for every non-dangling state of C b there exists an equivalent non-dangling state in the STG of C a .
Proof: We prove the theorem by induction. The base case, before any step of the RnR sequence, is trivial as the transformed circuit is identical to the original circuit and the STGs are isomorphic. Assume that the lemma holds after m steps of the RnR sequence, we prove that it holds after the m + 1 step has been applied.
The first case is that the m + 1 step is a resynthesis step. Then the STG of the transformed circuit is preserved. Therefore, for every non-dangling state of C b , there exists an equivalent non-dangling state in the STG of C a .
The second case is that the m+1 is a retiming step. Let C m b , C m+1 b be the transformed circuits before and after the m step, respectively. Retiming does not create new non-dangling states, but merges equivalent non-dangling states or splits non-dangling states to equivalent non-dangling states [7] . Consequently, for every non-dangling state in the STG of C m+1 b
, there exists an equivalent non-dangling state in the STG of C m b .
Lemma 4 If the original circuit C a has the C-k-D property and the transformed circuit C b is RnR equivalent to C a , then ψ k−1 is an invariant of the product circuit C a×b = C a × C b in the non-dangling state space.
Proof: Let us assume C a has the C-k-D property and C b is RnR equivalent, but
Since C a has the C-k-D property, there is no state x such that (s 1 , x) |= ψ k−1 and s 1 ≈ x. This implies that t 1 is either non-equivalent to any state of C a or t 1 is equivalent to some state y of C a for which (s 1 , y) |= ψ k−1 . In the first case we have that t 1 is a dangling state or C b is not RnR equivalent to C a (Lemma 3), which is a contradiction. Therefore, t 1 is equivalent to y with (s 1 , y) |= ψ k−1 . This implies that there exists m < k − 1, such that (s 1 , y) |= χ m . However, then there exists an input i ∈ I m for which
Based on the lemmas above, if we are given an initial state (s ia , s ib ) for the product circuit, we can use the following method
where n d is the register depth of the initial circuit. The first two formulas check that the initial states of the two circuits are nondangling. They can be posed as SAT problems. The third formula checks the initial state of the product circuit satisfies ψ k−1 . Finally, the last formula checks that ψ k−1 is an invariant in the non-dangling state space. By considering only states reachable after n d cycles, the check is restricted to non-dangling states.
If C a×b satisfies formulas (5)- (8), then C a and C b are sequentially equivalent. This is because the product circuit starts from nondangling states. Then dangling states are not reachable. Moreover, ψ k−1 is an invariant and it implies output equivalence by construction. The following theorem shows that if C a is a C-k-D circuit and one of the formulas does not hold, then either C a and C b are not RnR equivalent or the initial states include dangling states. C a satisfies the C-k-D property, the initial state of the product circuit is non-dangling and either formula (7) or (8) does not hold, then C a and C b are not RnR equivalent.
Theorem 1 If

Proof:
Since the initial state of the product circuit is non-dangling, formulas (5) and (6) must hold. Then from Lemma 4, it follows that the circuits are RnR equivalent only if (8) holds. Moreover, if (7) does not hold, either dangling states are included in the initial state set (contradiction), or the circuits are not RnR equivalent.
We believe that the assumption for (s ia , s ib ) is reasonable. If s ia is a dangling state, then the problem of finding a corresponding state after retiming may be unsolvable.
From Theorem 1 and the discussion above, we know that if (5)- (8) hold, then C a and C b are sequentially equivalent. If one of them does not hold, then C b cannot have been obtained from C a by a sequence of retiming and resynthesis transformations, i.e., C b is not RnR equivalent to C a . There may be a case that C b is not RnR equivalent to C a , but the two circuits are sequentially equivalent. In that case the checks for (7) and (8) may succeed or fail. In such a case a failure of the checks can point to an error of our RnR transformation implementation. A success is also a good result, because even though there may be a problem in the way the RnR transformation was implemented, the two circuits are sequentially equivalent. Ideally, in this case we would like to get both results. Our method gives only one of the results.
Retiming and Resynthesis Without Restrictions
We are given a modified product circuit C x that has been augmented with additional logic and outputs by a method enforcing the C-k-D property such as the method of Section 3.3. Assume that predicate ψ k−1 is an invariant of C x , and in C x we can distinguish the two copies of C, namely, C 1 and C 2 , and the additional logic and outputs C 3 . More specifically, each node and edge of the product circuit is colored by {c 1 , c 2 , c 3 }. A c 3 edge can be driven by a gate of any color. However, a c 1 or c 2 edge can only be driven by a node of the same color. Our purpose is to apply a sequence of retiming and resynthesis transformations on C 2 , the second copy of C, without being restricted by the additional logic. Moreover, after the transformation we want the product circuit to have ψ m−1 as an invariant for a known m.
Before a resynthesis step we extract C 2 from C x by considering all circuit nodes and edges marked with c 2 . All c 3 edges that are driven by a c 2 node are left hanging, i.e., not driven by any node, by this transformation. We express each of these edges as a function of c 2 registers and primary inputs. Then we add logic to C 3 , so that the only edges hanging, i.e., not driven by a node, are the edges that would be driven by a C 2 register or a primary input. It is easy to extract the additional logic by traversing backwards a c 2 node that drives a c 3 edge until a register or a primary input is met in each path. Then this logic is replicated and added to C 3 . Then we apply resynthesis on C 2 . The resynthesis optimization is unrestricted as only nodes and edges of C 2 are considered. Resynthesis does not remove registers or inputs and after the step we can bring the modified version of C 2 back in C x by connecting c 2 nodes (registers, inputs) to the corresponding hanging c 3 edges.
Before a retiming step we extract C 2 from C x again. We maintain a mapping between the hanging c 3 edges and the c 2 nodes that drive those edges. We retime C 2 as an independent circuit. Retiming does not change the circuit structure, so we reconnect the modified C 2 to obtain C x by preserving the mapping. Nodes belonging to C 2 that drive c 3 edges may have a lag value r that is different than 0. In such a case, the number of registers on the c 3 edges need to be adjusted, so that the weights of the edges are consistent with the lag (r-) values.
If for a c 2 node v that drives a c 3 edge we have r(v) < 0, then we add to the c 3 edge −r(v) number of registers. These registers have been moved across v from its fan-in, which are c 2 edges. Therefore, this move is based on pre-existing registers. Based on the results proved on Section 4, we know that after such a retiming move ψ k−1 should still be an invariant of the product circuit C x in its nondangling state space.
In the case that r(v) > 0 for a c 2 node v driving a c 3 edge, then we remove r(v) registers from the c 3 edge. If the weight of the edge becomes negative, we try to adjust the r(u) value of the head u of the edge, which is a c 3 node. This may cause other edges to have negative values. The paths from all these edges terminate at a single pseudo output o.The end result may be that we have to adjust the value of the pseudo output o. In that case the effect of the additional logic is moved in the past. Therefore, instead of ψ k−1 the predicate that must be an invariant of the product circuit is ψ k−1+r (o) . Every time we retime a pseudo output, we adjust the number m, for which ψ m−1 must be an invariant of the modified product circuit. Using this number, at the end of the retiming and resynthesis sequence, we will derive ψ m−1 and require that the checks described in Section 4 succeed, in order for the two circuits to be sequentially equivalent.
The method described in this section resembles recording the transformation history of retiming and resynthesis. In [13] a similar method is presented. There are important differences between that approach and our method. First, in [13] verification relies on synthesis to record the candidate problems to be solved. If the problems are solved successfully, then the circuits are assumed equivalent. However, it is unclear whether a bug in recording synthesis history can result in a false positive. Moreover, that technique is described for a tool that uses a specific data structure to represent a logic network, namely And-Inverter-Graphs. Our technique is general in that the data passed from synthesis to verification are in the form of a circuit. Therefore, synthesis and verification can use different data structures. In terms of efficiency, our approach creates new nodes only when required for the fan-in cones of the pseudo-outputs, while the approach in [13] stores every node created during synthesis. Moreover, it stores one node for each move of a register over a gate during a retiming operation. Because of that, restrictions on the synthesis part may become necessary for the approach in [13] to be practical.
The product circuit obtained by the method of the previous section can be used for verification purposes. However, after verification we want to extract only the optimized copy C 2 of the product circuit. It is easy to see that by taking only the nodes and edges colored by c 2 , we have the optimized version. The extracted C 2 circuit is the same as the circuit obtained by applying retiming and resynthesis to C 1 . The reason is that during the optimization the additional edges and nodes were not considered.
Experimental Results
We used the ABC framework [3] and VIS [4] to test our ideas. Checking formula (8) is the most difficult step of our approach, so we focus on the implementation and results for that part. With ABC we implemented the check as a SAT problem on a miter. More specifically, the predicate ψ k−1 is built as a BDD after unrolling the product circuit and applying universal quantification on the inputs. The result is appended to the circuit specifying χ k using the utility of ABC that implements a BDD as a circuit of muxes. Then we check whether for any input sequence and state ψ k−1 ∧ ¬χ k is satisfiable. The approach in [2] for building the BDD for target enlargement or the SAT approach for quantification [12] could be more efficient for check- Table 1 : Running-time of different verification methods with and without additional logic. In the SAT on the miter case, k is the value for which ψ k becomes an invariant. The computation is terminated if the running-time is greater than 2000 secs, or k is greater than 4 (SAT-on-the-miter case).
ing formula (8) . However, we do not expect that another method will significantly change the improvement shown in the results or the conclusions drawn by them. Verified are a number of ISCAS benchmarks, with and without additional logic to enforce the C-k-D property. Each pair of circuits to verify are retiming and resynthesis equivalent. The results are reported in Table 1 . The first two columns display the running time and the k value of the verification process without the additional logic and output. The value k is such a number that ψ k first becomes an invariant. The next two columns give the results with additional logic and output. Except for the additional outputs and the logic driving them the pairs of circuits are in both cases the same. The circuits with and without the additional logic were then checked with VIS. We tried both backward (columns 5 and 6) and forward traversal (columns 7 and 8) traversal with VIS. The VIS-command we used on the circuits is "seq verify" with option "-r" for variable reordering.
In most cases the running time has been substantially reduced when additional logic and output are introduced. Examples are the cases of s635, s938, and s1512. VIS does not terminate in 2000 secs without the additional logic. However, the computation of ψ k−1 with additional logic takes a few seconds in those cases. Enforcing ψ k−1 can speed up the verification in VIS, as well, when it operates in backward traversal. The additional logic does not have any significant effect for the forward traversal. For the check of ψ k−1 as an invariant, the speed up obtained by enforcing a small k is significant in most cases.
From the results we conclude that by using the additional logic we can significantly speedup the checking procedure in some cases. The described procedure is based on BDDs and, therefore, does not scale well compared to SAT based procedures, e.g., [8] . However, those procedures are not proved complete for retiming and resynthesis sequences with more than one resynthesis step. We conclude that enforcing the C-k-D property can simplify the verification task without restricting the synthesis part.
Conclusions
In this paper we extended the property of C-1-D to C-k-D and we showed how we can check circuits for equivalence if one of them satisfies the C-k-D property. We also presented a technique to enforce the C-k-D property on a circuit and then apply a sequence of retiming and resynthesis transformations without restricting their optimization power or increasing their complexity. Our method provides a bound to the number of timeframes that need to processed during verification and is complete in the sense that any result provides useful information. Our experimental results show that enforcing the C-k-D property can speed up the verification process.
